RISC-V based cpu processor(PipelineProcessor)
iverilog -g 2012 <module file>.v <testbench>.v
オプション：https://tanakatarou.tech/627/
vvp a.out
gtkwave <シミュレーション時に出力されるファイル>.vcd
-
Notifications
You must be signed in to change notification settings - Fork 0
rei0515reten/Re_RISCV
About
RISC-V based cpu processor
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published