GitHub - Dhiraj03/MIPSALU_Verilog: Verilog code for 32-bit ALU in MIPS ISA.

COA ASSIGNMENT - MIPS DATAPATH IN VERILOG

Name		Name	Last commit message	Last commit date
Latest commit History 3 Commits
ALU32bit.v		ALU32bit.v
Control_Unit.v		Control_Unit.v
Ins_parse.v		Ins_parse.v
MIPS_core.v		MIPS_core.v
MIPS_tb.v		MIPS_tb.v
MIPS_tb.v.out		MIPS_tb.v.out
README.md		README.md
Read_Registers.v		Read_Registers.v
Read_ins.v		Read_ins.v
Read_mem.v		Read_mem.v
data.mem		data.mem
instructions.mem		instructions.mem
registers.mem		registers.mem

Provide feedback